NVIDIA Unleashes Fermi GPU for HPC

By Michael Feldman

November 15, 2009

NVIDIA has announced the first Fermi GPU products here at the Supercomputing Conference (SC09) in Portland, Oregon, where thousands of attendees will get a chance to see the company’s next-generation chip in action. The GPUs will first touch down in NVIDIA’s new Tesla 20-series products aimed at HPC workstations and servers. The company will be demonstrating the new hardware at its booth on the SC09 exhibition floor, starting on Tuesday.

For those of you who somehow missed the big Fermi unveiling in September, NVIDIA’s latest GPU looks and acts much like a vector processor. The new architecture offers double-precision (DP) floating point performance north of 500 gigaflops per chip, systematic support for ECC memory, L1 and L2 caches, GDDR5 support, and a raft of new features to make the processor more programmer friendly, including C++ support. In short, Fermi is designed as a true computational GPU that is designed to offer a much wider application aperture for HPC, visual computing and data analytics than any previous graphics processor.

What they announced this week at SC09 were four Tesla 20 offerings — the C2050 and C2070 for workstations, and the S2050 and S2070 for 1U servers. What follows are the specs the company is quoting today, but since the products won’t hit the streets until next year, NVIDIA cautions that these numbers are “subject to change.”

Unlike the Tesla 10-series, which came standard with 4 GB of on-board memory per GPU, the first 20-series products are offering two memory configurations. The x2050 models come with 3 GB per GPU (2.625 GB per GPU with ECC enabled), while the x2070 models double that to 6 GB per GPU (5.25 GB per GPU with ECC enabled). Local memory capacity is quite important to these devices since the new Teslas use the PCI Express bus to transfer data back and forth to the CPU. So to avoid the time-consuming data shuffling, it pays to have the entire data set the GPU is operating in its local memory.

NVIDIA is planning for volume deployment of the new Teslas starting in May 2010. That’s probably later than the company would have preferred, given that there are plenty of users who would like to get their hands on them today. But with no equivalent technology in the HPC market, NVIDIA can afford to slip and slide a bit with the rollout. Fortunately, developers can get a jump start on their codes today. The CUDA C/C++ 3.0 beta, which incorporates Fermi support, is already available for download on NVIDIA’s Web site.

When the new hardware does arrive, it will look much the same as the 10-series boards. As before, the workstation Teslas are populated with a single GPU, but because it’s Fermi technology, they a deliver a lot more peak DP horsepower — between 520 to 630 DP per chip. That means that a Dell or HP workstation, which can house two of these cards, can provide well over a teraflop. NVIDIA quotes typical power draw at 190W, with a maximum of 225W. That’s a significant bump from the peak draw of the current C1060s at 187.8W, but since double precision performance is several times higher on the new parts, performance per watt is much improved.

The Tesla server boards contains four Fermi GPUs, and provide between 2.1 and 2.5 teraflops of DP — pretty amazing figures for a 1U box. Again, there’s a power penalty: 900W under a typical load, with a maximum of 1200W. That’s roughly twice the power draw of a typical x86 dual-socket 1U server. However, since the fastest x86 server chips churn out roughly 100 peak gigaflops per CPU, a Tesla server is going to be about five times better in the performance per watt department.

GPUs have an additional advantage. Compared to a graphics memory, CPU memory tends to be much more bandwidth constrained, thus it is comparatively more difficult to extract all the theoretical FLOPS from the processor. This is one of the principal reasons that performance on data-intensive apps almost never scales linearly on multicore CPUs. GPU architectures, on the other hand, have always been designed as data throughput processors, so the FLOPS to bandwidth ratio is much more favorable.

Compared to a quad-core x86 CPU, application speedups of 10x -200x are fairly typical on the current generation 10-series. For example, using the C1060, users have demonstrated a 31x speedup for seismic processing, 83x for certain financial computing applications, and 17x on some molecular dynamics codes. Those numbers are bound to improve further once the Fermi-equipped Teslas are in the field.

Beyond the performance numbers, NVIDIA thinks its best story is really price-performance. But first you have to get past the up-front costs. The new Teslas are not cheap. Suggested retail pricing for the 20-series lineup is as follows: C2050 ($2,499), C2070 ($3,999), S2050 ($12,995) and S2070 ($18,995), which works out to about twice the cost of the current 10-series Teslas: C1060 ($1,299) and S1070 ($8,995). From a capability point of view, though, the Fermi GPUs offer a lot more computational power and application range.

Keep in mind that while the double precision floating point performance for the 20-series parts has improved by a factor of 7 or 8, single precision (SP) performance will get a much more modest bump. Assuming the advertised 2:1 ratio for SP:DP FLOPS, single precision performance will only increase by about 20 percent compared to the Tesla 10s. That’s significant, but it might not be worth the extra cost if your application uses mostly single precision and you don’t require the other dandy capabilities that come with Fermi.

The bottom line is that in 2010, $5,000 can buy you a teraflop of hardware. That’s roughly a 10-fold improvement in price-performance compared to an equivalent CPU-based system. Of course, you have to factor in that you need a bunch of CPU hardware to drive the GPUs — at the minimum, one CPU core per graphics processor. By NVIDIA’s reckoning, a 17 teraflop HPC cluster that makes maximum use of Tesla 20 hardware would run about $250K, while an equivalent CPU-only cluster would cost a $1 million. But because of reduced power and cooling costs, the GPU-accelerated cluster will rack up additional savings over the lifetime of the system.

By offering high performance computing at a fraction of its current cost, NVIDIA is betting that GPU-based HPC will not only become commonplace, but will grow the market. Application deployments that just weren’t economically feasible to do with CPUs should now become quite attractive. When the new Teslas come online next year, this will be an especially important trend to watch.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

Long Flights to Cluster Fights: Meet the Asian Student Cluster Teams

November 22, 2017

Five teams from Asia traveled thousands of miles to compete at the SC17 Student Cluster Competition in Denver. Our cameras were there to meet ‘em, greet ‘em, and grill ‘em about their clusters and how they’re doi Read more…

By Dan Olds

Japan Unveils Quantum Neural Network

November 22, 2017

The U.S. and China are leading the race toward productive quantum computing, but it's early enough that ultimate leadership is still something of an open question. The latest geo-region to throw its hat in the quantum co Read more…

By Tiffany Trader

Perspective: What Really Happened at SC17?

November 22, 2017

SC is over. Now comes the myriad of follow-ups. Inboxes are filled with templated emails from vendors and other exhibitors hoping to win a place in the post-SC thinking of booth visitors. Attendees of tutorials, workshop Read more…

By Andrew Jones

HPE Extreme Performance Solutions

HPE Wins “Best HPC Server” for the Apollo 6000 Gen10 System

Hewlett Packard Enterprise (HPE) was nominated for 14 HPCwire Readers’ and Editors’ Choice Awards—including “Best High Performance Computing (HPC) Server Product or Technology” and “Top Supercomputing Achievement.” The HPE Apollo 6000 Gen10 was named “Best HPC Server” of 2017. Read more…

Turnaround Complete, HPE’s Whitman Departs

November 22, 2017

Having turned around the aircraft carrier the Silicon Valley icon had become, Meg Whitman is leaving the helm of a restructured Hewlett Packard. Her successor, technologist Antonio Neri will now guide what Whitman assert Read more…

By George Leopold

Long Flights to Cluster Fights: Meet the Asian Student Cluster Teams

November 22, 2017

Five teams from Asia traveled thousands of miles to compete at the SC17 Student Cluster Competition in Denver. Our cameras were there to meet ‘em, greet ‘em Read more…

By Dan Olds

Perspective: What Really Happened at SC17?

November 22, 2017

SC is over. Now comes the myriad of follow-ups. Inboxes are filled with templated emails from vendors and other exhibitors hoping to win a place in the post-SC Read more…

By Andrew Jones

SC Bids Farewell to Denver, Heads to Dallas for 30th Anniversary

November 17, 2017

After a jam-packed four-day expo and intensive six-day technical program, SC17 has wrapped up another successful event that brought together nearly 13,000 visit Read more…

By Tiffany Trader

SC17 Keynote – HPC Powers SKA Efforts to Peer Deep into the Cosmos

November 17, 2017

This week’s SC17 keynote – Life, the Universe and Computing: The Story of the SKA Telescope – was a powerful pitch for the potential of Big Science projects that also showcased the foundational role of high performance computing in modern science. It was also visually stunning. Read more…

By John Russell

How Cities Use HPC at the Edge to Get Smarter

November 17, 2017

Cities are sensoring up, collecting vast troves of data that they’re running through predictive models and using the insights to solve problems that, in some Read more…

By Doug Black

Student Cluster LINPACK Record Shattered! More LINs Packed Than Ever before!

November 16, 2017

Nanyang Technological University, the pride of Singapore, utterly destroyed the Student Cluster Competition LINPACK record by posting a score of 51.77 TFlop/s a Read more…

By Dan Olds

Hyperion Market Update: ‘Decent’ Growth Led by HPE; AI Transparency a Risk Issue

November 15, 2017

The HPC market update from Hyperion Research (formerly IDC) at the annual SC conference is a business and social “must,” and this year’s presentation at S Read more…

By Doug Black

Nvidia Focuses Its Cloud Containers on HPC Applications

November 14, 2017

Having migrated its top-of-the-line datacenter GPU to the largest cloud vendors, Nvidia is touting its Volta architecture for a range of scientific computing ta Read more…

By George Leopold

US Coalesces Plans for First Exascale Supercomputer: Aurora in 2021

September 27, 2017

At the Advanced Scientific Computing Advisory Committee (ASCAC) meeting, in Arlington, Va., yesterday (Sept. 26), it was revealed that the "Aurora" supercompute Read more…

By Tiffany Trader

NERSC Scales Scientific Deep Learning to 15 Petaflops

August 28, 2017

A collaborative effort between Intel, NERSC and Stanford has delivered the first 15-petaflops deep learning software running on HPC platforms and is, according Read more…

By Rob Farber

Oracle Layoffs Reportedly Hit SPARC and Solaris Hard

September 7, 2017

Oracle’s latest layoffs have many wondering if this is the end of the line for the SPARC processor and Solaris OS development. As reported by multiple sources Read more…

By John Russell

AMD Showcases Growing Portfolio of EPYC and Radeon-based Systems at SC17

November 13, 2017

AMD’s charge back into HPC and the datacenter is on full display at SC17. Having launched the EPYC processor line in June along with its MI25 GPU the focus he Read more…

By John Russell

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

Google Releases Deeplearn.js to Further Democratize Machine Learning

August 17, 2017

Spreading the use of machine learning tools is one of the goals of Google’s PAIR (People + AI Research) initiative, which was introduced in early July. Last w Read more…

By John Russell

GlobalFoundries Puts Wind in AMD’s Sails with 12nm FinFET

September 24, 2017

From its annual tech conference last week (Sept. 20), where GlobalFoundries welcomed more than 600 semiconductor professionals (reaching the Santa Clara venue Read more…

By Tiffany Trader

Amazon Debuts New AMD-based GPU Instances for Graphics Acceleration

September 12, 2017

Last week Amazon Web Services (AWS) streaming service, AppStream 2.0, introduced a new GPU instance called Graphics Design intended to accelerate graphics. The Read more…

By John Russell

Leading Solution Providers

SC17 Booth Video Tours

EU Funds 20 Million Euro ARM+FPGA Exascale Project

September 7, 2017

At the Barcelona Supercomputer Centre on Wednesday (Sept. 6), 16 partners gathered to launch the EuroEXA project, which invests €20 million over three-and-a-half years into exascale-focused research and development. Led by the Horizon 2020 program, EuroEXA picks up the banner of a triad of partner projects — ExaNeSt, EcoScale and ExaNoDe — building on their work... Read more…

By Tiffany Trader

Delays, Smoke, Records & Markets – A Candid Conversation with Cray CEO Peter Ungaro

October 5, 2017

Earlier this month, Tom Tabor, publisher of HPCwire and I had a very personal conversation with Cray CEO Peter Ungaro. Cray has been on something of a Cinderell Read more…

By Tiffany Trader & Tom Tabor

Cray Moves to Acquire the Seagate ClusterStor Line

July 28, 2017

This week Cray announced that it is picking up Seagate's ClusterStor HPC storage array business for an undisclosed sum. "In short we're effectively transitioning the bulk of the ClusterStor product line to Cray," said CEO Peter Ungaro. Read more…

By Tiffany Trader

Reinders: “AVX-512 May Be a Hidden Gem” in Intel Xeon Scalable Processors

June 29, 2017

Imagine if we could use vector processing on something other than just floating point problems.  Today, GPUs and CPUs work tirelessly to accelerate algorithms Read more…

By James Reinders

Intel Launches Software Tools to Ease FPGA Programming

September 5, 2017

Field Programmable Gate Arrays (FPGAs) have a reputation for being difficult to program, requiring expertise in specialty languages, like Verilog or VHDL. Easin Read more…

By Tiffany Trader

HPC Chips – A Veritable Smorgasbord?

October 10, 2017

For the first time since AMD's ill-fated launch of Bulldozer the answer to the question, 'Which CPU will be in my next HPC system?' doesn't have to be 'Whichever variety of Intel Xeon E5 they are selling when we procure'. Read more…

By Dairsie Latimer

Flipping the Flops and Reading the Top500 Tea Leaves

November 13, 2017

The 50th edition of the Top500 list, the biannual publication of the world’s fastest supercomputers based on public Linpack benchmarking results, was released Read more…

By Tiffany Trader

IBM Advances Web-based Quantum Programming

September 5, 2017

IBM Research is pairing its Jupyter-based Data Science Experience notebook environment with its cloud-based quantum computer, IBM Q, in hopes of encouraging a new class of entrepreneurial user to solve intractable problems that even exceed the capabilities of the best AI systems. Read more…

By Alex Woodie

Share This