NVIDIA Unleashes Fermi GPU for HPC

By Michael Feldman

November 15, 2009

NVIDIA has announced the first Fermi GPU products here at the Supercomputing Conference (SC09) in Portland, Oregon, where thousands of attendees will get a chance to see the company’s next-generation chip in action. The GPUs will first touch down in NVIDIA’s new Tesla 20-series products aimed at HPC workstations and servers. The company will be demonstrating the new hardware at its booth on the SC09 exhibition floor, starting on Tuesday.

For those of you who somehow missed the big Fermi unveiling in September, NVIDIA’s latest GPU looks and acts much like a vector processor. The new architecture offers double-precision (DP) floating point performance north of 500 gigaflops per chip, systematic support for ECC memory, L1 and L2 caches, GDDR5 support, and a raft of new features to make the processor more programmer friendly, including C++ support. In short, Fermi is designed as a true computational GPU that is designed to offer a much wider application aperture for HPC, visual computing and data analytics than any previous graphics processor.

What they announced this week at SC09 were four Tesla 20 offerings — the C2050 and C2070 for workstations, and the S2050 and S2070 for 1U servers. What follows are the specs the company is quoting today, but since the products won’t hit the streets until next year, NVIDIA cautions that these numbers are “subject to change.”

Unlike the Tesla 10-series, which came standard with 4 GB of on-board memory per GPU, the first 20-series products are offering two memory configurations. The x2050 models come with 3 GB per GPU (2.625 GB per GPU with ECC enabled), while the x2070 models double that to 6 GB per GPU (5.25 GB per GPU with ECC enabled). Local memory capacity is quite important to these devices since the new Teslas use the PCI Express bus to transfer data back and forth to the CPU. So to avoid the time-consuming data shuffling, it pays to have the entire data set the GPU is operating in its local memory.

NVIDIA is planning for volume deployment of the new Teslas starting in May 2010. That’s probably later than the company would have preferred, given that there are plenty of users who would like to get their hands on them today. But with no equivalent technology in the HPC market, NVIDIA can afford to slip and slide a bit with the rollout. Fortunately, developers can get a jump start on their codes today. The CUDA C/C++ 3.0 beta, which incorporates Fermi support, is already available for download on NVIDIA’s Web site.

When the new hardware does arrive, it will look much the same as the 10-series boards. As before, the workstation Teslas are populated with a single GPU, but because it’s Fermi technology, they a deliver a lot more peak DP horsepower — between 520 to 630 DP per chip. That means that a Dell or HP workstation, which can house two of these cards, can provide well over a teraflop. NVIDIA quotes typical power draw at 190W, with a maximum of 225W. That’s a significant bump from the peak draw of the current C1060s at 187.8W, but since double precision performance is several times higher on the new parts, performance per watt is much improved.

The Tesla server boards contains four Fermi GPUs, and provide between 2.1 and 2.5 teraflops of DP — pretty amazing figures for a 1U box. Again, there’s a power penalty: 900W under a typical load, with a maximum of 1200W. That’s roughly twice the power draw of a typical x86 dual-socket 1U server. However, since the fastest x86 server chips churn out roughly 100 peak gigaflops per CPU, a Tesla server is going to be about five times better in the performance per watt department.

GPUs have an additional advantage. Compared to a graphics memory, CPU memory tends to be much more bandwidth constrained, thus it is comparatively more difficult to extract all the theoretical FLOPS from the processor. This is one of the principal reasons that performance on data-intensive apps almost never scales linearly on multicore CPUs. GPU architectures, on the other hand, have always been designed as data throughput processors, so the FLOPS to bandwidth ratio is much more favorable.

Compared to a quad-core x86 CPU, application speedups of 10x -200x are fairly typical on the current generation 10-series. For example, using the C1060, users have demonstrated a 31x speedup for seismic processing, 83x for certain financial computing applications, and 17x on some molecular dynamics codes. Those numbers are bound to improve further once the Fermi-equipped Teslas are in the field.

Beyond the performance numbers, NVIDIA thinks its best story is really price-performance. But first you have to get past the up-front costs. The new Teslas are not cheap. Suggested retail pricing for the 20-series lineup is as follows: C2050 ($2,499), C2070 ($3,999), S2050 ($12,995) and S2070 ($18,995), which works out to about twice the cost of the current 10-series Teslas: C1060 ($1,299) and S1070 ($8,995). From a capability point of view, though, the Fermi GPUs offer a lot more computational power and application range.

Keep in mind that while the double precision floating point performance for the 20-series parts has improved by a factor of 7 or 8, single precision (SP) performance will get a much more modest bump. Assuming the advertised 2:1 ratio for SP:DP FLOPS, single precision performance will only increase by about 20 percent compared to the Tesla 10s. That’s significant, but it might not be worth the extra cost if your application uses mostly single precision and you don’t require the other dandy capabilities that come with Fermi.

The bottom line is that in 2010, $5,000 can buy you a teraflop of hardware. That’s roughly a 10-fold improvement in price-performance compared to an equivalent CPU-based system. Of course, you have to factor in that you need a bunch of CPU hardware to drive the GPUs — at the minimum, one CPU core per graphics processor. By NVIDIA’s reckoning, a 17 teraflop HPC cluster that makes maximum use of Tesla 20 hardware would run about $250K, while an equivalent CPU-only cluster would cost a $1 million. But because of reduced power and cooling costs, the GPU-accelerated cluster will rack up additional savings over the lifetime of the system.

By offering high performance computing at a fraction of its current cost, NVIDIA is betting that GPU-based HPC will not only become commonplace, but will grow the market. Application deployments that just weren’t economically feasible to do with CPUs should now become quite attractive. When the new Teslas come online next year, this will be an especially important trend to watch.

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

STEM-Trekker Badisa Mosesane Attends CERN Summer Student Program

June 27, 2017

Badisa Mosesane, an undergraduate scholar who studies computer science at the University of Botswana in Gaborone, recently joined other students from developing nations around the world in Geneva, Switzerland to particip Read more…

By Elizabeth Leake, STEM-Trek

The EU Human Brain Project Reboots but Supercomputing Still Needed

June 26, 2017

The often contentious, EU-funded Human Brain Project whose initial aim was fixed firmly on full-brain simulation is now in the midst of a reboot targeting a more modest goal – development of informatics tools and data/ Read more…

By John Russell

DOE Launches Chicago Quantum Exchange

June 26, 2017

While many of us were preoccupied with ISC 2017 last week, the launch of the Chicago Quantum Exchange went largely unnoticed. So what is such a thing? It is a Department of Energy sponsored collaboration between the Univ Read more…

By John Russell

UMass Dartmouth Reports on HPC Day 2017 Activities

June 26, 2017

UMass Dartmouth's Center for Scientific Computing & Visualization Research (CSCVR) organized and hosted the third annual "HPC Day 2017" on May 25th. This annual event showcases on-going scientific research in Massach Read more…

By Gaurav Khanna

HPE Extreme Performance Solutions

Creating a Roadmap for HPC Innovation at ISC 2017

In an era where technological advancements are driving innovation to every sector, and powering major economic and scientific breakthroughs, high performance computing (HPC) is crucial to tackle the challenges of today and tomorrow. Read more…

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “pre-exascale” award), parsed out additional information ab Read more…

By Tiffany Trader

Tsinghua Crowned Eight-Time Student Cluster Champions at ISC

June 22, 2017

Always a hard-fought competition, the Student Cluster Competition awards were announced Wednesday, June 21, at the ISC High Performance Conference 2017. Amid whoops and hollers from the crowd, Thomas Sterling presented t Read more…

By Kim McMahon

GPUs, Power9, Figure Prominently in IBM’s Bet on Weather Forecasting

June 22, 2017

IBM jumped into the weather forecasting business roughly a year and a half ago by purchasing The Weather Company. This week at ISC 2017, Big Blue rolled out plans to push deeper into climate science and develop more gran Read more…

By John Russell

Intersect 360 at ISC: HPC Industry at $44B by 2021

June 22, 2017

The care, feeding and sustained growth of the HPC industry increasingly is in the hands of the commercial market sector – in particular, it’s the hyperscale companies and their embrace of AI and deep learning – tha Read more…

By Doug Black

DOE Launches Chicago Quantum Exchange

June 26, 2017

While many of us were preoccupied with ISC 2017 last week, the launch of the Chicago Quantum Exchange went largely unnoticed. So what is such a thing? It is a D Read more…

By John Russell

How ‘Knights Mill’ Gets Its Deep Learning Flops

June 22, 2017

Intel, the subject of much speculation regarding the delayed, rewritten or potentially canceled “Aurora” contract (the Argonne Lab part of the CORAL “ Read more…

By Tiffany Trader

Tsinghua Crowned Eight-Time Student Cluster Champions at ISC

June 22, 2017

Always a hard-fought competition, the Student Cluster Competition awards were announced Wednesday, June 21, at the ISC High Performance Conference 2017. Amid wh Read more…

By Kim McMahon

GPUs, Power9, Figure Prominently in IBM’s Bet on Weather Forecasting

June 22, 2017

IBM jumped into the weather forecasting business roughly a year and a half ago by purchasing The Weather Company. This week at ISC 2017, Big Blue rolled out pla Read more…

By John Russell

Intersect 360 at ISC: HPC Industry at $44B by 2021

June 22, 2017

The care, feeding and sustained growth of the HPC industry increasingly is in the hands of the commercial market sector – in particular, it’s the hyperscale Read more…

By Doug Black

At ISC – Goh on Go: Humans Can’t Scale, the Data-Centric Learning Machine Can

June 22, 2017

I've seen the future this week at ISC, it’s on display in prototype or Powerpoint form, and it’s going to dumbfound you. The future is an AI neural network Read more…

By Doug Black

Cray Brings AI and HPC Together on Flagship Supers

June 20, 2017

Cray took one more step toward the convergence of big data and high performance computing (HPC) today when it announced that it’s adding a full suite of big d Read more…

By Alex Woodie

AMD Charges Back into the Datacenter and HPC Workflows with EPYC Processor

June 20, 2017

AMD is charging back into the enterprise datacenter and select HPC workflows with its new EPYC 7000 processor line, code-named Naples, announced today at a “g Read more…

By John Russell

Quantum Bits: D-Wave and VW; Google Quantum Lab; IBM Expands Access

March 21, 2017

For a technology that’s usually characterized as far off and in a distant galaxy, quantum computing has been steadily picking up steam. Just how close real-wo Read more…

By John Russell

Trump Budget Targets NIH, DOE, and EPA; No Mention of NSF

March 16, 2017

President Trump’s proposed U.S. fiscal 2018 budget issued today sharply cuts science spending while bolstering military spending as he promised during the cam Read more…

By John Russell

HPC Compiler Company PathScale Seeks Life Raft

March 23, 2017

HPCwire has learned that HPC compiler company PathScale has fallen on difficult times and is asking the community for help or actively seeking a buyer for its a Read more…

By Tiffany Trader

Google Pulls Back the Covers on Its First Machine Learning Chip

April 6, 2017

This week Google released a report detailing the design and performance characteristics of the Tensor Processing Unit (TPU), its custom ASIC for the inference Read more…

By Tiffany Trader

CPU-based Visualization Positions for Exascale Supercomputing

March 16, 2017

In this contributed perspective piece, Intel’s Jim Jeffers makes the case that CPU-based visualization is now widely adopted and as such is no longer a contrarian view, but is rather an exascale requirement. Read more…

By Jim Jeffers, Principal Engineer and Engineering Leader, Intel

Nvidia Responds to Google TPU Benchmarking

April 10, 2017

Nvidia highlights strengths of its newest GPU silicon in response to Google's report on the performance and energy advantages of its custom tensor processor. Read more…

By Tiffany Trader

Nvidia’s Mammoth Volta GPU Aims High for AI, HPC

May 10, 2017

At Nvidia's GPU Technology Conference (GTC17) in San Jose, Calif., this morning, CEO Jensen Huang announced the company's much-anticipated Volta architecture a Read more…

By Tiffany Trader

Facebook Open Sources Caffe2; Nvidia, Intel Rush to Optimize

April 18, 2017

From its F8 developer conference in San Jose, Calif., today, Facebook announced Caffe2, a new open-source, cross-platform framework for deep learning. Caffe2 is the successor to Caffe, the deep learning framework developed by Berkeley AI Research and community contributors. Read more…

By Tiffany Trader

Leading Solution Providers

MIT Mathematician Spins Up 220,000-Core Google Compute Cluster

April 21, 2017

On Thursday, Google announced that MIT math professor and computational number theorist Andrew V. Sutherland had set a record for the largest Google Compute Engine (GCE) job. Sutherland ran the massive mathematics workload on 220,000 GCE cores using preemptible virtual machine instances. Read more…

By Tiffany Trader

Google Debuts TPU v2 and will Add to Google Cloud

May 25, 2017

Not long after stirring attention in the deep learning/AI community by revealing the details of its Tensor Processing Unit (TPU), Google last week announced the Read more…

By John Russell

Russian Researchers Claim First Quantum-Safe Blockchain

May 25, 2017

The Russian Quantum Center today announced it has overcome the threat of quantum cryptography by creating the first quantum-safe blockchain, securing cryptocurrencies like Bitcoin, along with classified government communications and other sensitive digital transfers. Read more…

By Doug Black

US Supercomputing Leaders Tackle the China Question

March 15, 2017

Joint DOE-NSA report responds to the increased global pressures impacting the competitiveness of U.S. supercomputing. Read more…

By Tiffany Trader

Groq This: New AI Chips to Give GPUs a Run for Deep Learning Money

April 24, 2017

CPUs and GPUs, move over. Thanks to recent revelations surrounding Google’s new Tensor Processing Unit (TPU), the computing world appears to be on the cusp of Read more…

By Alex Woodie

DOE Supercomputer Achieves Record 45-Qubit Quantum Simulation

April 13, 2017

In order to simulate larger and larger quantum systems and usher in an age of “quantum supremacy,” researchers are stretching the limits of today’s most advanced supercomputers. Read more…

By Tiffany Trader

Messina Update: The US Path to Exascale in 16 Slides

April 26, 2017

Paul Messina, director of the U.S. Exascale Computing Project, provided a wide-ranging review of ECP’s evolving plans last week at the HPC User Forum. Read more…

By John Russell

Six Exascale PathForward Vendors Selected; DoE Providing $258M

June 15, 2017

The much-anticipated PathForward awards for hardware R&D in support of the Exascale Computing Project were announced today with six vendors selected – AMD Read more…

By John Russell

  • arrow
  • Click Here for More Headlines
  • arrow
Share This