The Deep500 – Researchers Tackle an HPC Benchmark for Deep Learning

By John Russell

January 7, 2019

How do you know if an HPC system, particularly a larger-scale system, is well-suited for deep learning workloads? Today, that’s not an easy question to answer in the sense there is no widely agreed-upon benchmark or reference architecture for comparing DL performance across systems. A group of researchers led by Tal Ben-Nun and Torsten Hoefler of ETH Zurich has set out to develop Deep500 – a benchmarking suite, reference architecture, and, yes, contest – to provide a meaningful assessment tool for deep learning capabilities on HPC platforms.

“We would like the community to establish good benchmarking practice for large-scale deep learning scientific computing workloads, while still taking the correctness of the end result (i.e., accuracy and generalization) into account,” Hoefler told HPCwire recently. “That is why we created Deep500. This benchmark should be insightful to HPC researchers and supercomputer vendors, but also to the users in computational science who use deep learning as an inference tool. We should thus avoid common pitfalls that accompany measuring performance alone.”

SC18 Papers Chair Torsten Hoefler with ETH Zurich. Image courtesy of SC18.

Hoefler and Ben-Nun have set up Deep500.org and organized a well-attended Deep500 BOF at SC18, which featured an expert panel, and served as further outreach to the HPC community. How quickly Deep500 will take shape is uncertain. The researchers are working with other prominent researchers from academia and industry; for example Satoshi Matsuoka, director of Riken Center for Computational Science, and Pradeep Dubey, Intel Fellow and director of Intel’s Parallel Computing Lab, were among the panelists.

Their idea is to create a useful tool not just a vanity trophy. That message came through in force when Matsuoka described in some detail the struggle his group faced in developing procurement criteria for Japan’s AI Bridging Cloud Infrastructure (ABCI) which is intended specifically to handle artificial intelligence workloads. (ABCI was number seven on the most recent Top500).

“If you ever procure a machine, the benchmark will have to be very precise, because if there is any wiggle room, people will cheat. I’m not blaming anyone. People will improvise. Find loopholes. This has always been an issue with benchmarks,” said Matsuoka at the BOF.

“The immediate next step in Deep500,” Ben-Nun told HPCwire, “is to construct a meta-review of how deep learning is used by the scientific community, so that the workload types and their properties are clear. We are organizing a monthly meeting with leading researchers and interested parties from the industry. The meetings are open and posted on the Deep500 website (https://www.deep500.org/). Following that, the next step is to establish a steering committee for the benchmark. It is imperative that we fix the ranking and metrics of the benchmark, as the community is undecided right now on several aspects of this benchmark. We intend to make considerable progress this year, reconvene at SC19.”

Ben-Nun and Hoefler suggest the HPC community response to the Deep500 concept has been positive; there is, they say, widespread recognition of the need for such a benchmark, but there are also significant challenges and differing views on how to solve them. Here are their thoughts on four prominent issues provided to HPCwire recently by email:

  • Appropriate Datasets. “First, public deep learning datasets originate from fields such as computer vision, and as an HPC community we must establish datasets that are relevant to scientific computing, including data types and dimensions. Second, image and speech processing datasets are fixed, which makes deep learning a strongly scaling problem and thus inherently limit a supercomputing benchmark, as well as fosters specialization of techniques to specific datasets. Therefore, we need to consider synthetically-generated, relevant datasets as well.”
  • Metrics. “As for metrics, there have been several opinions on the matter: is throughput the main ranking criterion, or is test accuracy and overall time-to-solution important? We are open to input from the community, and encourage anyone who is interested to join the meetings.”
  • Allowable Methods. “The next open question is the algorithms and methods we allow the competitors to use. This is especially important, since many of the recent advances in distributed deep learning relate to modifying the original synchronous SGD algorithm. Approaches such as gradient quantization, asynchrony, and sparsification currently dominate the field, as the robustness of deep learning still yields satisfactory results. Openness to different methods is important, but as traditional benchmarks measure hardware, they usually leave little room for changing the algorithm itself. To cope with this landscape it is important to know what kind of learning strategies are important for scientific computing and are used for learning at scale.”
  • Verification. “Last but not least is the issue of verification. How do we ensure that a result of the benchmark is correct? As opposed to HPL, HPCG, and Graph500, where the result is known, deep learning problems define loss functions and accuracy metrics, whose values vary due to the problem definition (stochasticity, datasets) and applied techniques. As evident in conferences such as NeurIPS (formerly NIPS), reproducibility is very important to the ML community, and we would like to guarantee it in Deep500.”

There are, of course, many (old and new) tests and datasets being used ad hoc to assess machine learning and deep learning capabilities of systems. Most are fairly narrow. One new effort – the MLPerf benchmark suite for assessing training and inference performance introduced last May – has attracted considerable support and recently released its first round of results (see HPCwire article, Nvidia Leads Alpha MLPerf Benchmarking Round.)

As you might expect the BOF conversation was wide-ranging; it covered everything from why such a benchmark is needed, what attributes it should encompass, to strategies for combating inevitable efforts to “beat” the test.

When Matsuoka suggested the new benchmark “should measure through-put and not time-to-solution” an audience member quickly challenged that idea; he recalled an earlier effort focused on throughput “but time-to-solution was so bad that everyone dropped it,” and added that the clever use of cache allowed cheating throughput. Matsuoka agreed but emphasized modern benchmarks need to be scalable for use on different size machines which can influence time to solution.

Clearly much work remains. Regardless, Deep500 efforts are forging ahead. Hoefler, Ben-Nun, and colleagues plan to post a new paper – A Modular Benchmarking Infrastructure for High-Performance and Reproducible Deep Learning – quite soon (Jan. or Feb.) on arXiv, and they whetted the BOF audience appetite with the slide below.

Along with Hoefler and Ben-Nun, panelists included: Dubey; Todd Gamblin (Center for Applied Scientific Computing, Lawrence Livermore National Lab); Tom Gibbs (Nvidia); Thorsten Kurth (National Energy Research Scientific Computing Center, LBNL); Matsuoka; and Jidong Zhai (Tsinghua University). A few of the brief BOF presentations re available on the Deep500 website.

Much of the conversation covered familiar ground but all of it was fascinating. Besides discussion of what a new benchmark should include there were a few snapshots of current DL practices and expectation based on a literature search and a fairly recent NERSC’s ML user survey. Presented below are a few slides from BOF panelists (click on slides to enlarge).

CURRENT DL TRENDS FROM BEN-NUN/HOEFLER
Ben-Nun and Hoefler presented a few snapshots from their literature review – “more than 100 papers” – of DL practices. Perhaps not surprisingly, the GPU use jumped dramatically in the past few years and now dominate. You may also find their paper, Demystifying Parallel and Distributed Deep Learning: An In-Depth Concurrency Analysis, of interest. Below are three of their slides.

NERSC ML USER SURVEY
Kurth of reviewed results of NERSC’s ML user survey which shows and interesting mix of tools being used with most models still run on relatively few CPUs/GPUs. He emphasized the importance of using open exchange formats to accommodate the rapidly changing/evolving ML framework landscape. Here are three of Kurth’s slides.

WHAT’S NEEDED IN DL BENCHMARK – INTEL
Intel’s Dubey emphasized the need for developing a benchmark that scales well, includes TCO, and can act as a proxy for “real-world, forward-looking” applications. Below are four of his slides.

 

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

SC19’s HPC Impact Showcase Chair: AI + HPC a ‘Speed Train’

November 16, 2019

This year’s chair of the HPC Impact Showcase at the SC19 conference in Denver is Lori Diachin, who has spent her career at the spearhead of HPC. Currently deputy director for the U.S. Department of Energy’s (DOE) Read more…

By Doug Black

Microsoft Azure Adds Graphcore’s IPU

November 15, 2019

Graphcore, the U.K. AI chip developer, is expanding collaboration with Microsoft to offer its intelligent processing units on the Azure cloud, making Microsoft the first large public cloud vendor to offer the IPU designe Read more…

By George Leopold

At SC19: What Is UrgentHPC and Why Is It Needed?

November 14, 2019

The UrgentHPC workshop, taking place Sunday (Nov. 17) at SC19, is focused on using HPC and real-time data for urgent decision making in response to disasters such as wildfires, flooding, health emergencies, and accidents. We chat with organizer Nick Brown, research fellow at EPCC, University of Edinburgh, to learn more. Read more…

By Tiffany Trader

China’s Tencent Server Design Will Use AMD Rome

November 13, 2019

Tencent, the Chinese cloud giant, said it would use AMD’s newest Epyc processor in its internally-designed server. The design win adds further momentum to AMD’s bid to erode rival Intel Corp.’s dominance of the glo Read more…

By George Leopold

NCSA Industry Conference Recap – Part 1

November 13, 2019

Industry Program Director Brendan McGinty welcomed guests to the annual National Center for Supercomputing Applications (NCSA) Industry Conference, October 8-10, on the University of Illinois campus in Urbana (UIUC). One hundred seventy from 40 organizations attended the invitation-only, two-day event. Read more…

By Elizabeth Leake, STEM-Trek

AWS Solution Channel

Making High Performance Computing Affordable and Accessible for Small and Medium Businesses with HPC on AWS

High performance computing (HPC) brings a powerful set of tools to a broad range of industries, helping to drive innovation and boost revenue in finance, genomics, oil and gas extraction, and other fields. Read more…

IBM Accelerated Insights

Data Management – The Key to a Successful AI Project

 

Five characteristics of an awesome AI data infrastructure

[Attend the IBM LSF & HPC User Group Meeting at SC19 in Denver on November 19!]

AI is powered by data

While neural networks seem to get all the glory, data is the unsung hero of AI projects – data lies at the heart of everything from model training to tuning to selection to validation. Read more…

Cray, Fujitsu Both Bringing Fujitsu A64FX-based Supercomputers to Market in 2020

November 12, 2019

The number of top-tier HPC systems makers has shrunk due to a steady march of M&A activity, but there is increased diversity and choice of processing components with Intel Xeon, AMD Epyc, IBM Power, and Arm server ch Read more…

By Tiffany Trader

SC19’s HPC Impact Showcase Chair: AI + HPC a ‘Speed Train’

November 16, 2019

This year’s chair of the HPC Impact Showcase at the SC19 conference in Denver is Lori Diachin, who has spent her career at the spearhead of HPC. Currently Read more…

By Doug Black

Cray, Fujitsu Both Bringing Fujitsu A64FX-based Supercomputers to Market in 2020

November 12, 2019

The number of top-tier HPC systems makers has shrunk due to a steady march of M&A activity, but there is increased diversity and choice of processing compon Read more…

By Tiffany Trader

Intel AI Summit: New ‘Keem Bay’ Edge VPU, AI Product Roadmap

November 12, 2019

At its AI Summit today in San Francisco, Intel touted a raft of AI training and inference hardware for deployments ranging from cloud to edge and designed to support organizations at various points of their AI journeys. The company revealed its Movidius Myriad Vision Processing Unit (VPU)... Read more…

By Doug Black

IBM Adds Support for Ion Trap Quantum Technology to Qiskit

November 11, 2019

After years of percolating in the shadow of quantum computing research based on superconducting semiconductors – think IBM, Rigetti, Google, and D-Wave (quant Read more…

By John Russell

Tackling HPC’s Memory and I/O Bottlenecks with On-Node, Non-Volatile RAM

November 8, 2019

On-node, non-volatile memory (NVRAM) is a game-changing technology that can remove many I/O and memory bottlenecks and provide a key enabler for exascale. That’s the conclusion drawn by the scientists and researchers of Europe’s NEXTGenIO project, an initiative funded by the European Commission’s Horizon 2020 program to explore this new... Read more…

By Jan Rowell

MLPerf Releases First Inference Benchmark Results; Nvidia Touts its Showing

November 6, 2019

MLPerf.org, the young AI-benchmarking consortium, today issued the first round of results for its inference test suite. Among organizations with submissions wer Read more…

By John Russell

Azure Cloud First with AMD Epyc Rome Processors

November 6, 2019

At Ignite 2019 this week, Microsoft's Azure cloud team and AMD announced an expansion of their partnership that began in 2017 when Azure debuted Epyc-backed instances for storage workloads. The fourth-generation Azure D-series and E-series virtual machines previewed at the Rome launch in August are now generally available. Read more…

By Tiffany Trader

Nvidia Launches Credit Card-Sized 21 TOPS Jetson System for Edge Devices

November 6, 2019

Nvidia has launched a new addition to its Jetson product line: a credit card-sized (70x45mm) form factor delivering up to 21 trillion operations/second (TOPS) o Read more…

By Doug Black

Supercomputer-Powered AI Tackles a Key Fusion Energy Challenge

August 7, 2019

Fusion energy is the Holy Grail of the energy world: low-radioactivity, low-waste, zero-carbon, high-output nuclear power that can run on hydrogen or lithium. T Read more…

By Oliver Peckham

Using AI to Solve One of the Most Prevailing Problems in CFD

October 17, 2019

How can artificial intelligence (AI) and high-performance computing (HPC) solve mesh generation, one of the most commonly referenced problems in computational engineering? A new study has set out to answer this question and create an industry-first AI-mesh application... Read more…

By James Sharpe

Cray Wins NNSA-Livermore ‘El Capitan’ Exascale Contract

August 13, 2019

Cray has won the bid to build the first exascale supercomputer for the National Nuclear Security Administration (NNSA) and Lawrence Livermore National Laborator Read more…

By Tiffany Trader

DARPA Looks to Propel Parallelism

September 4, 2019

As Moore’s law runs out of steam, new programming approaches are being pursued with the goal of greater hardware performance with less coding. The Defense Advanced Projects Research Agency is launching a new programming effort aimed at leveraging the benefits of massive distributed parallelism with less sweat. Read more…

By George Leopold

AMD Launches Epyc Rome, First 7nm CPU

August 8, 2019

From a gala event at the Palace of Fine Arts in San Francisco yesterday (Aug. 7), AMD launched its second-generation Epyc Rome x86 chips, based on its 7nm proce Read more…

By Tiffany Trader

D-Wave’s Path to 5000 Qubits; Google’s Quantum Supremacy Claim

September 24, 2019

On the heels of IBM’s quantum news last week come two more quantum items. D-Wave Systems today announced the name of its forthcoming 5000-qubit system, Advantage (yes the name choice isn’t serendipity), at its user conference being held this week in Newport, RI. Read more…

By John Russell

Ayar Labs to Demo Photonics Chiplet in FPGA Package at Hot Chips

August 19, 2019

Silicon startup Ayar Labs continues to gain momentum with its DARPA-backed optical chiplet technology that puts advanced electronics and optics on the same chip Read more…

By Tiffany Trader

Crystal Ball Gazing: IBM’s Vision for the Future of Computing

October 14, 2019

Dario Gil, IBM’s relatively new director of research, painted a intriguing portrait of the future of computing along with a rough idea of how IBM thinks we’ Read more…

By John Russell

Leading Solution Providers

ISC 2019 Virtual Booth Video Tour

CRAY
CRAY
DDN
DDN
DELL EMC
DELL EMC
GOOGLE
GOOGLE
ONE STOP SYSTEMS
ONE STOP SYSTEMS
PANASAS
PANASAS
VERNE GLOBAL
VERNE GLOBAL

Intel Confirms Retreat on Omni-Path

August 1, 2019

Intel Corp.’s plans to make a big splash in the network fabric market for linking HPC and other workloads has apparently belly-flopped. The chipmaker confirmed to us the outlines of an earlier report by the website CRN that it has jettisoned plans for a second-generation version of its Omni-Path interconnect... Read more…

By Staff report

Kubernetes, Containers and HPC

September 19, 2019

Software containers and Kubernetes are important tools for building, deploying, running and managing modern enterprise applications at scale and delivering enterprise software faster and more reliably to the end user — while using resources more efficiently and reducing costs. Read more…

By Daniel Gruber, Burak Yenier and Wolfgang Gentzsch, UberCloud

Dell Ramps Up HPC Testing of AMD Rome Processors

October 21, 2019

Dell Technologies is wading deeper into the AMD-based systems market with a growing evaluation program for the latest Epyc (Rome) microprocessors from AMD. In a Read more…

By John Russell

Rise of NIH’s Biowulf Mirrors the Rise of Computational Biology

July 29, 2019

The story of NIH’s supercomputer Biowulf is fascinating, important, and in many ways representative of the transformation of life sciences and biomedical res Read more…

By John Russell

Xilinx vs. Intel: FPGA Market Leaders Launch Server Accelerator Cards

August 6, 2019

The two FPGA market leaders, Intel and Xilinx, both announced new accelerator cards this week designed to handle specialized, compute-intensive workloads and un Read more…

By Doug Black

When Dense Matrix Representations Beat Sparse

September 9, 2019

In our world filled with unintended consequences, it turns out that saving memory space to help deal with GPU limitations, knowing it introduces performance pen Read more…

By James Reinders

With the Help of HPC, Astronomers Prepare to Deflect a Real Asteroid

September 26, 2019

For years, NASA has been running simulations of asteroid impacts to understand the risks (and likelihoods) of asteroids colliding with Earth. Now, NASA and the European Space Agency (ESA) are preparing for the next, crucial step in planetary defense against asteroid impacts: physically deflecting a real asteroid. Read more…

By Oliver Peckham

Cerebras to Supply DOE with Wafer-Scale AI Supercomputing Technology

September 17, 2019

Cerebras Systems, which debuted its wafer-scale AI silicon at Hot Chips last month, has entered into a multi-year partnership with Argonne National Laboratory and Lawrence Livermore National Laboratory as part of a larger collaboration with the U.S. Department of Energy... Read more…

By Tiffany Trader

  • arrow
  • Click Here for More Headlines
  • arrow
Do NOT follow this link or you will be banned from the site!
Share This