The Deep500 – Researchers Tackle an HPC Benchmark for Deep Learning

By John Russell

January 7, 2019

How do you know if an HPC system, particularly a larger-scale system, is well-suited for deep learning workloads? Today, that’s not an easy question to answer in the sense there is no widely agreed-upon benchmark or reference architecture for comparing DL performance across systems. A group of researchers led by Tal Ben-Nun and Torsten Hoefler of ETH Zurich has set out to develop Deep500 – a benchmarking suite, reference architecture, and, yes, contest – to provide a meaningful assessment tool for deep learning capabilities on HPC platforms.

“We would like the community to establish good benchmarking practice for large-scale deep learning scientific computing workloads, while still taking the correctness of the end result (i.e., accuracy and generalization) into account,” Hoefler told HPCwire recently. “That is why we created Deep500. This benchmark should be insightful to HPC researchers and supercomputer vendors, but also to the users in computational science who use deep learning as an inference tool. We should thus avoid common pitfalls that accompany measuring performance alone.”

SC18 Papers Chair Torsten Hoefler with ETH Zurich. Image courtesy of SC18.

Hoefler and Ben-Nun have set up Deep500.org and organized a well-attended Deep500 BOF at SC18, which featured an expert panel, and served as further outreach to the HPC community. How quickly Deep500 will take shape is uncertain. The researchers are working with other prominent researchers from academia and industry; for example Satoshi Matsuoka, director of Riken Center for Computational Science, and Pradeep Dubey, Intel Fellow and director of Intel’s Parallel Computing Lab, were among the panelists.

Their idea is to create a useful tool not just a vanity trophy. That message came through in force when Matsuoka described in some detail the struggle his group faced in developing procurement criteria for Japan’s AI Bridging Cloud Infrastructure (ABCI) which is intended specifically to handle artificial intelligence workloads. (ABCI was number seven on the most recent Top500).

“If you ever procure a machine, the benchmark will have to be very precise, because if there is any wiggle room, people will cheat. I’m not blaming anyone. People will improvise. Find loopholes. This has always been an issue with benchmarks,” said Matsuoka at the BOF.

“The immediate next step in Deep500,” Ben-Nun told HPCwire, “is to construct a meta-review of how deep learning is used by the scientific community, so that the workload types and their properties are clear. We are organizing a monthly meeting with leading researchers and interested parties from the industry. The meetings are open and posted on the Deep500 website (https://www.deep500.org/). Following that, the next step is to establish a steering committee for the benchmark. It is imperative that we fix the ranking and metrics of the benchmark, as the community is undecided right now on several aspects of this benchmark. We intend to make considerable progress this year, reconvene at SC19.”

Ben-Nun and Hoefler suggest the HPC community response to the Deep500 concept has been positive; there is, they say, widespread recognition of the need for such a benchmark, but there are also significant challenges and differing views on how to solve them. Here are their thoughts on four prominent issues provided to HPCwire recently by email:

  • Appropriate Datasets. “First, public deep learning datasets originate from fields such as computer vision, and as an HPC community we must establish datasets that are relevant to scientific computing, including data types and dimensions. Second, image and speech processing datasets are fixed, which makes deep learning a strongly scaling problem and thus inherently limit a supercomputing benchmark, as well as fosters specialization of techniques to specific datasets. Therefore, we need to consider synthetically-generated, relevant datasets as well.”
  • Metrics. “As for metrics, there have been several opinions on the matter: is throughput the main ranking criterion, or is test accuracy and overall time-to-solution important? We are open to input from the community, and encourage anyone who is interested to join the meetings.”
  • Allowable Methods. “The next open question is the algorithms and methods we allow the competitors to use. This is especially important, since many of the recent advances in distributed deep learning relate to modifying the original synchronous SGD algorithm. Approaches such as gradient quantization, asynchrony, and sparsification currently dominate the field, as the robustness of deep learning still yields satisfactory results. Openness to different methods is important, but as traditional benchmarks measure hardware, they usually leave little room for changing the algorithm itself. To cope with this landscape it is important to know what kind of learning strategies are important for scientific computing and are used for learning at scale.”
  • Verification. “Last but not least is the issue of verification. How do we ensure that a result of the benchmark is correct? As opposed to HPL, HPCG, and Graph500, where the result is known, deep learning problems define loss functions and accuracy metrics, whose values vary due to the problem definition (stochasticity, datasets) and applied techniques. As evident in conferences such as NeurIPS (formerly NIPS), reproducibility is very important to the ML community, and we would like to guarantee it in Deep500.”

There are, of course, many (old and new) tests and datasets being used ad hoc to assess machine learning and deep learning capabilities of systems. Most are fairly narrow. One new effort – the MLPerf benchmark suite for assessing training and inference performance introduced last May – has attracted considerable support and recently released its first round of results (see HPCwire article, Nvidia Leads Alpha MLPerf Benchmarking Round.)

As you might expect the BOF conversation was wide-ranging; it covered everything from why such a benchmark is needed, what attributes it should encompass, to strategies for combating inevitable efforts to “beat” the test.

When Matsuoka suggested the new benchmark “should measure through-put and not time-to-solution” an audience member quickly challenged that idea; he recalled an earlier effort focused on throughput “but time-to-solution was so bad that everyone dropped it,” and added that the clever use of cache allowed cheating throughput. Matsuoka agreed but emphasized modern benchmarks need to be scalable for use on different size machines which can influence time to solution.

Clearly much work remains. Regardless, Deep500 efforts are forging ahead. Hoefler, Ben-Nun, and colleagues plan to post a new paper – A Modular Benchmarking Infrastructure for High-Performance and Reproducible Deep Learning – quite soon (Jan. or Feb.) on arXiv, and they whetted the BOF audience appetite with the slide below.

Along with Hoefler and Ben-Nun, panelists included: Dubey; Todd Gamblin (Center for Applied Scientific Computing, Lawrence Livermore National Lab); Tom Gibbs (Nvidia); Thorsten Kurth (National Energy Research Scientific Computing Center, LBNL); Matsuoka; and Jidong Zhai (Tsinghua University). A few of the brief BOF presentations re available on the Deep500 website.

Much of the conversation covered familiar ground but all of it was fascinating. Besides discussion of what a new benchmark should include there were a few snapshots of current DL practices and expectation based on a literature search and a fairly recent NERSC’s ML user survey. Presented below are a few slides from BOF panelists (click on slides to enlarge).

CURRENT DL TRENDS FROM BEN-NUN/HOEFLER
Ben-Nun and Hoefler presented a few snapshots from their literature review – “more than 100 papers” – of DL practices. Perhaps not surprisingly, the GPU use jumped dramatically in the past few years and now dominate. You may also find their paper, Demystifying Parallel and Distributed Deep Learning: An In-Depth Concurrency Analysis, of interest. Below are three of their slides.

NERSC ML USER SURVEY
Kurth of reviewed results of NERSC’s ML user survey which shows and interesting mix of tools being used with most models still run on relatively few CPUs/GPUs. He emphasized the importance of using open exchange formats to accommodate the rapidly changing/evolving ML framework landscape. Here are three of Kurth’s slides.

WHAT’S NEEDED IN DL BENCHMARK – INTEL
Intel’s Dubey emphasized the need for developing a benchmark that scales well, includes TCO, and can act as a proxy for “real-world, forward-looking” applications. Below are four of his slides.

 

Subscribe to HPCwire's Weekly Update!

Be the most informed person in the room! Stay ahead of the tech trends with industy updates delivered to you every week!

DNA Data Storage Innovation Reduces Write Times, Boosts Density

September 20, 2019

Storing digital data inside of DNA has been an idea since the 1960s, and recent developments have addressed some of the obstacles facing its scaled implementation. Now, researchers at the Technion-Israel Institute of Technology and the Interdisciplinary Center Herzliya have crossed another major milestone by using new techniques to store 10 petabytes of data in one gram of DNA. Read more…

By Oliver Peckham

IBM Opens Quantum Computing Center; Announces 53-Qubit Machine

September 19, 2019

Gauging progress in quantum computing is a tricky thing. IBM yesterday announced the opening of the IBM Quantum Computing Center in New York, with five 20-qubit systems up and running and a 53-qubit system expected to go Read more…

By John Russell

Kubernetes, Containers and HPC

September 19, 2019

Software containers and Kubernetes are important tools for building, deploying, running and managing modern enterprise applications at scale and delivering enterprise software faster and more reliably to the end user — while using resources more efficiently and reducing costs. Read more…

By Daniel Gruber,Burak Yenier and Wolfgang Gentzsch, UberCloud

AWS Solution Channel

A Guide to Discovering the Best AWS Instances and Configurations for Your HPC Workload

The flexibility and heterogeneity of HPC cloud services provide a welcome contrast to the constraints of on-premises HPC. Every HPC configuration is potentially accessible to any given workload in a well-resourced cloud HPC deployment, with vast scalability to spin up as much compute as that workload demands in any given moment. Read more…

HPE Extreme Performance Solutions

Intel FPGAs: More Than Just an Accelerator Card

FPGA (Field Programmable Gate Array) acceleration cards are not new, as they’ve been commercially available since 1984. Typically, the emphasis around FPGAs has centered on the fact that they’re programmable accelerators, and that they can truly offer workload specific hardware acceleration solutions without requiring custom silicon. Read more…

IBM Accelerated Insights

Rumors of My Death Are Still Exaggerated: The Mainframe

[Connect with Spectrum users and learn new skills in the IBM Spectrum LSF User Community.]

As of 2017, 92 of the world’s top 100 banks used mainframes. Read more…

The European Processor Initiative’s Ambitious Vision of the Future

September 19, 2019

With the EuroHPC program well underway, much of the European Union’s ambition to be a leader in the exascale era rests with the European Processor Initiative (EPI). The project – which has a budget of roughly €160 Read more…

By Oliver Peckham

IBM Opens Quantum Computing Center; Announces 53-Qubit Machine

September 19, 2019

Gauging progress in quantum computing is a tricky thing. IBM yesterday announced the opening of the IBM Quantum Computing Center in New York, with five 20-qubit Read more…

By John Russell

Kubernetes, Containers and HPC

September 19, 2019

Software containers and Kubernetes are important tools for building, deploying, running and managing modern enterprise applications at scale and delivering enterprise software faster and more reliably to the end user — while using resources more efficiently and reducing costs. Read more…

By Daniel Gruber,Burak Yenier and Wolfgang Gentzsch, UberCloud

The European Processor Initiative’s Ambitious Vision of the Future

September 19, 2019

With the EuroHPC program well underway, much of the European Union’s ambition to be a leader in the exascale era rests with the European Processor Initiative Read more…

By Oliver Peckham

When in Rome: AMD Announces New Epyc CPU for HPC, Server and Cloud Wins

September 18, 2019

Where else but Rome could AMD hold the official Europe launch party for its second generation of Epyc microprocessors, codenamed Rome. Today, AMD did just that announcing key server wins, important cloud provider wins... Read more…

By John Russell

Dell’s AMD-Powered Server Line Targets High-End Jobs

September 17, 2019

Dell Technologies rolled out five new servers this week based on AMD’s latest Epyc processor that are geared toward data-driven workloads running on increasin Read more…

By George Leopold

Cerebras to Supply DOE with Wafer-Scale AI Supercomputing Technology

September 17, 2019

Cerebras Systems, which debuted its wafer-scale AI silicon at Hot Chips last month, has entered into a multi-year partnership with Argonne National Laboratory and Lawrence Livermore National Laboratory as part of a larger collaboration with the U.S. Department of Energy... Read more…

By Tiffany Trader

IDAS: ‘Automagic’ HPC With Training Wheels

September 12, 2019

High-performance computing (HPC) for research is notorious for having steep barriers to entry. For this reason, high-tech disciplines were early adopters, have Read more…

By Elizabeth Leake

Univa Brings Cloud Automation to Slurm Users with Navops Launch 2.0

September 11, 2019

Univa, the company behind Grid Engine, announced today its HPC cloud-automation platform NavOps Launch will support the popular open-source workload scheduler Slurm. With the release of NavOps Launch 2.0, “Slurm users will have access to the same cloud automation capabilities... Read more…

By Tiffany Trader

High Performance (Potato) Chips

May 5, 2006

In this article, we focus on how Procter & Gamble is using high performance computing to create some common, everyday supermarket products. Tom Lange, a 27-year veteran of the company, tells us how P&G models products, processes and production systems for the betterment of consumer package goods. Read more…

By Michael Feldman

Supercomputer-Powered AI Tackles a Key Fusion Energy Challenge

August 7, 2019

Fusion energy is the Holy Grail of the energy world: low-radioactivity, low-waste, zero-carbon, high-output nuclear power that can run on hydrogen or lithium. T Read more…

By Oliver Peckham

AMD Verifies Its Largest 7nm Chip Design in Ten Hours

June 5, 2019

AMD announced last week that its engineers had successfully executed the first physical verification of its largest 7nm chip design – in just ten hours. The AMD Radeon Instinct Vega20 – which boasts 13.2 billion transistors – was tested using a TSMC-certified Calibre nmDRC software platform from Mentor. Read more…

By Oliver Peckham

TSMC and Samsung Moving to 5nm; Whither Moore’s Law?

June 12, 2019

With reports that Taiwan Semiconductor Manufacturing Co. (TMSC) and Samsung are moving quickly to 5nm manufacturing, it’s a good time to again ponder whither goes the venerable Moore’s law. Shrinking feature size has of course been the primary hallmark of achieving Moore’s law... Read more…

By John Russell

DARPA Looks to Propel Parallelism

September 4, 2019

As Moore’s law runs out of steam, new programming approaches are being pursued with the goal of greater hardware performance with less coding. The Defense Advanced Projects Research Agency is launching a new programming effort aimed at leveraging the benefits of massive distributed parallelism with less sweat. Read more…

By George Leopold

Cray Wins NNSA-Livermore ‘El Capitan’ Exascale Contract

August 13, 2019

Cray has won the bid to build the first exascale supercomputer for the National Nuclear Security Administration (NNSA) and Lawrence Livermore National Laborator Read more…

By Tiffany Trader

AMD Launches Epyc Rome, First 7nm CPU

August 8, 2019

From a gala event at the Palace of Fine Arts in San Francisco yesterday (Aug. 7), AMD launched its second-generation Epyc Rome x86 chips, based on its 7nm proce Read more…

By Tiffany Trader

Ayar Labs to Demo Photonics Chiplet in FPGA Package at Hot Chips

August 19, 2019

Silicon startup Ayar Labs continues to gain momentum with its DARPA-backed optical chiplet technology that puts advanced electronics and optics on the same chip Read more…

By Tiffany Trader

Leading Solution Providers

ISC 2019 Virtual Booth Video Tour

CRAY
CRAY
DDN
DDN
DELL EMC
DELL EMC
GOOGLE
GOOGLE
ONE STOP SYSTEMS
ONE STOP SYSTEMS
PANASAS
PANASAS
VERNE GLOBAL
VERNE GLOBAL

Nvidia Embraces Arm, Declares Intent to Accelerate All CPU Architectures

June 17, 2019

As the Top500 list was being announced at ISC in Frankfurt today with an upgraded petascale Arm supercomputer in the top third of the list, Nvidia announced its Read more…

By Tiffany Trader

Top500 Purely Petaflops; US Maintains Performance Lead

June 17, 2019

With the kick-off of the International Supercomputing Conference (ISC) in Frankfurt this morning, the 53rd Top500 list made its debut, and this one's for petafl Read more…

By Tiffany Trader

A Behind-the-Scenes Look at the Hardware That Powered the Black Hole Image

June 24, 2019

Two months ago, the first-ever image of a black hole took the internet by storm. A team of scientists took years to produce and verify the striking image – an Read more…

By Oliver Peckham

Chinese Company Sugon Placed on US ‘Entity List’ After Strong Showing at International Supercomputing Conference

June 26, 2019

After more than a decade of advancing its supercomputing prowess, operating the world’s most powerful supercomputer from June 2013 to June 2018, China is keep Read more…

By Tiffany Trader

Qualcomm Invests in RISC-V Startup SiFive

June 7, 2019

Investors are zeroing in on the open standard RISC-V instruction set architecture and the processor intellectual property being developed by a batch of high-flying chip startups. Last fall, Esperanto Technologies announced a $58 million funding round. Read more…

By George Leopold

Intel Confirms Retreat on Omni-Path

August 1, 2019

Intel Corp.’s plans to make a big splash in the network fabric market for linking HPC and other workloads has apparently belly-flopped. The chipmaker confirmed to us the outlines of an earlier report by the website CRN that it has jettisoned plans for a second-generation version of its Omni-Path interconnect... Read more…

By Staff report

Intel Debuts Pohoiki Beach, Its 8M Neuron Neuromorphic Development System

July 17, 2019

Neuromorphic computing has received less fanfare of late than quantum computing whose mystery has captured public attention and which seems to have generated mo Read more…

By John Russell

Rise of NIH’s Biowulf Mirrors the Rise of Computational Biology

July 29, 2019

The story of NIH’s supercomputer Biowulf is fascinating, important, and in many ways representative of the transformation of life sciences and biomedical res Read more…

By John Russell

  • arrow
  • Click Here for More Headlines
  • arrow
Do NOT follow this link or you will be banned from the site!
Share This